

DM134 、 DM135 、 DM136

Version : A.013

Issue Date : 2006/8/1

File Name : SP-DM134,135,136-A.013.doc

Total Pages : 20

16-Bit Constant Current LED Drivers



SITI

新竹市科學園區展業一路9號7樓之1

SILICON TOUCH TECHNOLOGY INC.

9-7F-1, Prosperity Road I, Science Based Industrial Park,

Hsin-Chu, Taiwan 300, R.O.C.

Tel : 886-3-5645656

Fax : 886-3-5645626

DM134 、DM135 、DM136

16-Bit Constant Current LED Drivers

General Description


The DM134 、DM135 、DM136 are constant current drivers specifically designed for LED display applications. The value of constant current can be varied using an external resistor. The devices include a 16-bit shift register, latches, and constant current drivers on a single Silicon CMOS chip.

Features

- 5V CMOS Compatible Input
- Maximum Clock Frequency: 25MHz (Cascade Operation)
- Maximum Output Voltage: 17V
- Package: DIP24, SOP24, SSOP24, QFN32,
TSSOP24-exposedPAD(DM135)
- Package and Pin Layout: Pin layout and functionality are similar to those of the ST2221C.
(Each characteristic value is different.)
- Constant Current Matching: (Ta = 25°C 、VDD = 5.0V)
Chip-to-Chip: ± 10.0%
Bit-to-Bit:
DM134: ± 4.0% @ IOUT = 30 ~ 90mA
± 6.0% @ IOUT = 20 ~ 30mA
DM135: ± 4.0% @ IOUT = 10 ~ 50mA
± 6.0% @ IOUT = 5 ~ 10mA
DM136: ± 4.0% @ IOUT = 3 ~ 15mA


Pin Connection (Top view)

DIP24 、SOP24 、SSOP24




Pin Connection (Bottom view)


QFN32



Block Diagram



Timing Diagram



(Note) Latches are level sensitive (not edge triggered).

$\overline{\text{LATCH}}$ -terminal = H level, latches become transparent; $\overline{\text{LATCH}}$ -terminal = L level, latches hold data.

$\overline{\text{ENABLE}}$ -terminal = H level, all outputs (OUT0~15) are off.

An external resistor is connected between R-EXT and GND for setting up the value of constant current.


SERIAL-OUT changes state on the rising edges of clock.

Pin Description


PIN No.	PIN NAME	FUNCTION
1	GND	Ground terminal
2	SERIAL-IN	Input terminal of a data shift register
3	CLOCK	Input terminal of a clock for shift register
4	$\overline{\text{LATCH}}$	Input terminal of data strobe
5~20	OUT0~15	Output terminals
21	$\overline{\text{ENABLE}}$	Input terminal of output enable (active low)
22	SERIAL-OUT	Output terminal of a data shift register
23	R-EXT	Input terminal of an external resistor
24	V_{DD}	5V Supply voltage terminal

Equivalent Circuit of Inputs and Outputs


1. $\overline{\text{ENABLE}}$ terminal




2. $\overline{\text{LATCH}}$ terminal



3. CLOCK, SERIAL-IN terminal



4. SERIAL-OUT terminal



**Maximum Ratings** ($T_a = 25^{\circ}\text{C}$, $T_{j(\text{max})} = 150^{\circ}\text{C}$)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage	VDD	0 ~ 7.0	V
Input Voltage	VIN	-0.4 ~ VDD+0.4	V
Output Current	IOUT	100 (DM134)	mA
		60 (DM135)	
		20 (DM136)	
Output Voltage	VOUT	-0.3 ~ 17	V
Clock Frequency	fCLK	25	MHz
GND Terminal Current	IGND	1600 (DM134)	mA
		960 (DM135)	
		320 (DM136)	
Power Dissipation (On 4-layer PCB)	PD	2.5 (DIP-24 : $T_a=25^{\circ}\text{C}$)	W
		1.58 (SOP-24 : $T_a=25^{\circ}\text{C}$)	
		1.39 (SSOP-24 : $T_a=25^{\circ}\text{C}$)	
		3.08 (QFN-32 : $T_a=25^{\circ}\text{C}$)	
Thermal Resistance (On 4-layer PCB)	Rth(j-a)	50.0 (DIP-24)	$^{\circ}\text{C/W}$
		79.2 (SOP-24)	
		90.2 (SSOP-24)	
		31 (TSSOP-24, Exposed PAD)	
		40.6 (QFN-32)	
Operating Temperature	Topr	-40 ~ 85	$^{\circ}\text{C}$
Storage Temperature	Tstg	-55 ~ 150	$^{\circ}\text{C}$

Recommended Operating Condition

CHARACTERISTIC	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	VDD	—	4.5	5.0	5.5	V
Output Voltage	VOUT	—	—	—	17	V
Operating temperature	T _{OPR}	—	-40	—	85	$^{\circ}\text{C}$
Output Current	IO	OUTn	5	—	85	mA
	IOH	SERIAL-OUT	—	—	1.0	
	IOL	SERIAL-OUT	—	—	-1.0	
Input Voltage	VIH	—	0.7VDD	—	VDD+0.3	V
	VIL	—	-0.3	—	0.3VDD	
LATCH Pulse Width	tw LAT	VDD = 4.5 ~ 5.5 V	15	—	—	ns
CLOCK Pulse Width	tw CLK		15	—	—	ns
Set-up Time for DATA	tsetup(D)		10	—	—	ns
Hold Time for DATA	thold(D)		5	—	—	ns
Set-up Time for LATCH	tsetup(L)		15	—	—	ns
Clock Frequency	fCLK	Cascade operation	—	—	25	MHz



Electrical Characteristics (VDD = 5.0 V, Ta = 25°C unless otherwise noted)

CHARACTERISTIC	SYMBOL		CONDITION		MIN.	TYP.	MAX.	UNIT
Input Voltage “H” Level	VIH		—		0.7VDD	—	VDD	V
Input Voltage “L” Level	VIL		—		GND	—	0.3VDD	
Output Leakage Current	IOH		VOH = 17 V		—	—	1.0	uA
Output Voltage (S - OUT)	VOL		IOL = 1.0 mA		—	—	0.4	V
	VOH		IOH = -1.0 mA		4.6	—	—	
Output Current (Bit-Bit)	Δ Iout	DM134	VOUT = 1.2V (1 channel on)	REXT = 377Ω	—	±1.5	±4	%
		DM135		REXT = 1260Ω				
		DM136		REXT = 3830Ω				
Output Current (Chip-Chip)	Iout	DM134	VOUT = 1.2V (1 channel on)	REXT = 377Ω	36.0	40.0	44.0	mA
		DM135		REXT = 1260Ω	9.38	10.42	11.46	
		DM136		REXT = 3830Ω	2.7	3	3.3	
Output Voltage Regulation	IDM134		Vout = 1.2V ~ 5.0V (% / Vout)	REXT = 377Ω	—	0.1	0.5	% / V
	IDM135			REXT =1260Ω				
	IDM136			REXT = 3830Ω				
Supply Voltage Regulation	% / VDD		Vdd = 4.5V ~ 5.5V		—	0.5	1.5	% / V
Pull-Up Resistor	RIN(up)		—		150	300	600	KΩ
Pull-Down Resistor	RIN(down)		—		100	200	400	KΩ
Supply Current “OFF”	Idd (off)	DM134	REXT = OPEN, all outputs off		—	7.4	10	mA
			REXT = 210Ω, all outputs off		—	24	34	
		DM135	REXT = OPEN, all outputs off		—	7.4	10	
			REXT = 630Ω, all outputs off		—	16	22	
		DM136	REXT = OPEN, all outputs off		—	7.4	10	
			REXT = 2100Ω, all outputs off		—	12	17	
Supply Current “ON”	Idd (on)	DM134	REXT = 210Ω, all outputs on		—	26	36	
		DM135	REXT = 630Ω, all outputs on		—	18	25	
		DM136	REXT = 2100Ω, all outputs on		—	14	20	

**Switching Characteristics** ($T_a = 25\text{ }^{\circ}\text{C}$ unless otherwise noted)**DM134**

CHARACTERISTIC	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Propagation Delay Time ("L" to "H")	ENABLE-OUT _n	VDD=5.0V VIH=VDD VIL=GND	—	15	30	ns
	CLK-SOUT		—	20	25	
Propagation Delay Time ("H" to "L")	ENABLE-OUT _n	REXT=210Ω VL=5.0V RL=47Ω	—	25	30	ns
	CLK-SOUT		—	20	25	
Output Current Rise Time	t _{or}	CL=13pF	30	75	150	ns
Output Current Fall Time	t _{of}		10	20	40	ns

DM135


CHARACTERISTIC	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Propagation Delay Time ("L" to "H")	ENABLE-OUT _n	VDD=5.0V VIH=VDD VIL=GND	—	20	40	ns
	CLK-SOUT		—	20	25	
Propagation Delay Time ("H" to "L")	ENABLE-OUT _n	REXT=630Ω VL=5.0V RL=150Ω	—	30	60	ns
	CLK-SOUT		—	20	25	
Output Current Rise Time	t _{or}	CL=13pF	25	50	100	ns
Output Current Fall Time	t _{of}		15	30	60	ns

DM136


CHARACTERISTIC	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Propagation Delay Time ("L" to "H")	ENABLE-OUT _n	VDD=5.0V VIH=VDD VIL=GND	—	20	40	ns
	CLK-SOUT		—	20	25	
Propagation Delay Time ("H" to "L")	ENABLE-OUT _n	REXT=2100Ω VL=5.0V RL=475Ω	—	60	120	ns
	CLK-SOUT		—	20	25	
Output Current Rise Time	t _{or}	CL=13pF	40	95	180	ns
Output Current Fall Time	t _{of}		15	35	70	ns

Test Circuit

DC characteristic




AC characteristic




Timing Diagram


1. CLOCK-SERIAL-IN, SERIAL-OUT, OUTn (current)



2. CLOCK-LATCH




3. ENABLE-OUTn (current)




Output Current vs. External Resistor


DM134



DM135



DM136



Conditions: V_{out}=1.8V,

V_{ref}=1.27V

DM134: I_{out} ≈ V_{ref} / R_{ext} * 12


DM135: I_{out} ≈ V_{ref} / R_{ext} * 10.3

DM136: I_{out} ≈ V_{ref} / R_{ext} * 9


Note: The resistor should be placed as close to the R_{ext} terminal as possible to avoid the noise influence.

Output Current Performance vs. Output Voltage



DM134



DM135







DM136



Note:

In order to obtain a good constant current output, a suitable output voltage is necessary. Users can get related information about the minimum output voltage from the above graphs. Even under the same output current condition, the minimum output voltage required for each part is different.



Note

As the power dissipation of a semiconductor chip is limited by its package and ambient temperature, this device requires a maximum output current given by an operating condition. The maximum allowable power consumption (Pd (max)) of this device is calculated as follows:

$$Pd(max)(Watt) = \frac{(Tj(junction\ temperature)(max) - Ta(ambient\ temperature))(^{\circ}C)}{Rth(^{\circ}C/Watt)}$$

Based on the Pd (max), the maximum allowable current can be calculated as follows:

$$I_{out} = (Pd - V_{DD} \cdot I_{DD}) / (\# \text{ outputs} \cdot V_o \cdot \text{Duty})$$

System Configuration Example

[1] Output current (I_{OUT})


Sink current is set by the external resistor as shown in the figure of I_{out} vs. R_{ext} .

[2] LED supply voltage (V_{LED}) setup

$$V_{LED} = V_{CE} (T_r V_{sat}) + V_f (\text{LED forward voltage}) + V_O (\text{IC supply voltage})$$

To prevent too much power from dissipating by the higher V_{LED} of the device, an additional R can be used to reduce the V_{out} when the outputs consume current is as follows:

$$R = \frac{V_{LED} - V_{CE} - V_f - V_O(\min)}{I_O(\max) * \text{Bit}(\max)}$$



Note


This device has only one ground pin shared by signal, output sink current, and power ground. It is advisable to pattern the ground layout with minimized inductance so that the switching noise induced by the input signals and the output sink current would not cause chip malfunction. To prevent drivers' outputs from damaging by overshoot stresses, it is also advisable not to turn off the drivers and scan transistors simultaneously. For the QFN package, the IC's thermal pad, which is internally connected to the bottom side of chip, should be connected to GND. In addition, a good PCB layout pattern of the thermal pad is required in order to have a better performance in thermal effect.



Package Outline

P-DIP 24


UNIT : INCH



Package Outline

SOP24


UNIT : INCH



Package Outline


SSOP24

UNIT : INCH



Package Outline

TSSOP24 (Exposed PAD)




SYMBOL	DIMENSION IN MM		
	MIN.	NOM.	MAX.
A			1.2
A1	0.00		0.15
A2	0.80	1.00	1.05
b	0.19		0.3
D	7.7	7.8	7.9
D1	3.61 REF		
E2	1.95 REF		
E1	4.3	4.4	4.5
E	6.40 BSC		
e	0.65 BSC		
L1	1.00 REF		
L	0.45	0.60	0.75
S	0.2		0.5
θ	0		8
JEDEC	MO - 153 (ADT)		

NOTES:

1. DIMENSION D DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE.
2. DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE.
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08MM TOTAL IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OF THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD IS 0.07MM.
4. DIMENSIONS D AND E1 TO BE DETERMINED AT DATUM PLANE.

Package Outline

QFN32



SYMBOL	DIMENSION (mm)			DIMENSION (MIL)		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	0.70	0.75	0.80	27.6	29.5	31.5
A1	0	0.02	0.05	0	0.79	1.97
A3	0.25 REF			9.84 REF		
b	0.18	0.23	0.30	7.09	9.06	11.81
D	5.00 BSC			196.85 BSC		
D2	1.25	2.70	3.25	49.21	106.30	127.95
E	5.00 BSC			196.85 BSC		
E2	1.25	2.70	3.25	49.21	106.30	127.95
e	0.50 BSC			19.69 BSC		
L	0.30	0.40	0.50	11.81	15.75	19.69
y	0.10			3.94		

Note: 1.DIMENSIONING AND TOLERANCING CONFORM TO ASME Y145.5M-1994.

2. REFER TO JEDEC STD. MO-220 WHHD-2 ISSUE A



The products listed herein are designed for ordinary electronic applications, such as electrical appliances, audio-visual equipment, communications devices and so on. Hence, it is advisable that the devices should not be used in medical instruments, surgical implants, aerospace machinery, nuclear power control systems, disaster/crime-prevention equipment and the like. Misusing those products may directly or indirectly endanger human life, or cause injury and property loss.

Silicon Touch Technology, Inc. will not take any responsibilities regarding the misuse of the products mentioned above. Anyone who purchases any products described herein with the above-mentioned intention or with such misused applications should accept full responsibility and indemnify. Silicon Touch Technology, Inc. and its distributors and all their officers and employees shall defend jointly and severally against any and all claims and litigation and all damages, cost and expenses associated with such intention and manipulation.