











TPS22919

SLVSEN5 - OCTOBER 2018

TPS22919 5.5 V, 1.5 A, 90-m Ω Self-Protected Load Switch with Controlled Rise Time

1 Features

- Input Operating Voltage Range (V_{IN}): 1.6 V to 5.5 V
- Maximum Continuous Current (I_{MAX}): 1.5 A
- On-Resistance (R_{ON}):
 - 5-V V_{IN} = 89 m Ω (Typical)
 - $-3.6\text{-V V}_{IN} = 90 \text{ m}\Omega \text{ (Typical)}$
 - 1.8-V V_{IN} = 130 m Ω (Typical)
- Output Short Protection (I_{SC}): 3 A (Typical)
- Low Power Consumption:
 - ON State (I_O): 6.9 μA (Typical)
 - OFF State (I_{SD}): 2 nA (Typical)
- Smart ON Pin Pull Down (R_{PD}):
 - ON ≥ V_{IH} (I_{ON}): 100 nA (Maximum)
 - ON ≤ V_{II} (R_{PD}): 500 kΩ (Typical)
- Slow Turn ON Timing to Limit Inrush Current (t_{ON}):
 - -~5.0 V V_{OUT} Turn ON time (t_{ON}): 2.4 ms at 2.8 mV/ μs
 - 3.6 V V_{OUT} Turn ON time (t_{ON}): 2.1 ms at 2.3 mV/ μ s
 - 1.8 V V_{OUT} Turn ON time (t_{ON}): 1.8 ms at 1.6 mV/ μs
- Adjustable Output Discharge and Fall Time:
 - Internal QOD Resistance = 27 Ω (Typical)

2 Applications

- Personal Electronics
- Set Top Box
- HDTV
- Multi Function Printer

3 Description

The TPS22919 device is a small, single channel load switch with controlled slew rate. The device contains an N-channel MOSFET that can operate over an input voltage range of 1.6 V to 5.5 V and can support a maximum continuous current of 1.5 A.

The switch ON state is controlled by a digital input that is capable of interfacing directly with low-voltage control signals. When power is first applied, a Smart Pull Down is used to keep the ON pin from floating until system sequencing is complete. Once the pin is deliberately driven High (>V_{IH}), the Smart Pull Down will be disconnected to prevent unnecessary power loss.

The TPS22919 load switch is also self-protected, meaning that it will protect itself from short circuit events on the output of the device. It also has thermal shutdown to prevent any damage from overheating.

TPS22919 is available in a standard SC-70 package characterized for operation over a junction temperature range of -40°C to 125°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS22919DCK	SC-70 (6)	2.1 mm × 2.0 mm

 For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic






Table of Contents


1	Features 1	8.3 Feature Description
2	Applications 1	8.4 Device Functional Modes
3	Description 1	9 Application and Implementation 10
4	Revision History2	9.1 Application Information 10
5	Pin Configuration and Functions	9.2 Typical Application 10
6	Specifications4	10 Power Supply Recommendations 12
·	6.1 Absolute Maximum Ratings	11 Layout 13
	6.2 ESD Ratings	11.1 Layout Guidelines1
	6.3 Recommended Operating Conditions	11.2 Layout Example1
	6.4 Thermal Information	11.3 Thermal Considerations 13
	6.5 Electrical Characteristics	12 Device and Documentation Support 14
	6.6 Switching Characteristics	12.1 Receiving Notification of Documentation Updates 14
7	Parameter Measurement Information 6	12.2 Community Resources
•	7.1 Test Circuit and Timing Waveforms Diagrams 6	12.3 Trademarks 14
8	Detailed Description 7	12.4 Electrostatic Discharge Caution 14
•	8.1 Overview	12.5 Glossary 14
	8.2 Functional Block Diagram	13 Mechanical, Packaging, and Orderable Information14

4 Revision History

DATE	REVISION	NOTES
October 2018	*	Initial release.



5 Pin Configuration and Functions



Pin Functions

	i iii i unctions					
PIN		1/0	DECODIREION			
NO.	NAME	1/0	DESCRIPTION			
1	VIN	I	Switch input.			
2	GND	_	Device ground.			
3	ON	I	Active high switch control input. Do not leave floating.			
4	NC	_	No connect pin, leave floating.			
5	QOD	0	 Quick Output Discharge pin. This functionality can be enabled in one of three ways. Placing an external resistor between VOUT and QOD Tying QOD directly to VOUT and using the internal resistor value (R_{PD}) Disabling QOD by leaving pin floating See the Fall Time (t_{FALL}) and Quick Output Discharge (QOD) section for more information. 			
6	VOUT	0	Switch output.			



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{IN}	Maximum Input Voltage Range	-0.3	6	V
V _{OUT}	Maximum Output Voltage Range	-0.3	6	V
V _{ON}	Maximum ON Pin Voltage Range	-0.3	6	V
V_{QOD}	Maximum QOD Pin Voltage Range	-0.3	6	V
I _{MAX}	Maximum Continuous Current		1.5	Α
I _{PLS}	Maximum Pulsed Current (2 ms, 2% Duty Cycle)		2.5	Α
T_J	Junction temperature	-40	125	°C
T _{STG}	Storage temperature	-65	150	°C
T _{LEAD}	Maximum Lead Temperature (10 s soldering time)		300	°C

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				UNIT
M	Electrostatio discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, allpins ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specificationJESD22-C101, all pins (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	TYP MAX	UNIT
V _{IN}	Input Voltage Range	1.6	5.5	V
V _{OUT}	Output Voltage Range	0	5.5	V
V_{IH}	ON Pin High Voltage Range	1	5.5	V
V _{IL}	ON Pin Low Voltage Range	0	0.35	V

6.4 Thermal Information

		TPS22919	
	THERMAL METRIC ⁽¹⁾ (2)	DCK (SC-70)	UNIT
		PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	200	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	TBD	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	TBD	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	TBD	°C/W
Ψ_{JB} Junction-to-board characterization parameter		TBD	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	TBD	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) Preliminary Estimates Subject to Change

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less is possible with the necessary precautions. Pins listed may actually have higher performance.



6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST Co	ONDITIONS	TJ	MIN	TYP	MAX	UNIT
Input Supp	oly (VIN)							
	VIN Outcome Comment	V SV VOUT		25°C		6.9	15	μA
I _{Q, VIN}	VIN Quiescent Current	V _{ON} ≥ V _{IH} , VOUI	V _{ON} ≥ V _{IH} , VOUT = Open				20	μΑ
	VINI Charteleure Comment	V CV VOLT	CND	25°C		2	10	nA
I _{SD, VIN}	VIN Shutdown Current	V _{ON} ≤ V _{IL} , VOU I	$V_{ON} \le V_{IL}$, $VOUT = GND$				800	nA
ON-Resista	ance (RON)			·				
				25°C		89	125	mΩ
			V 5.V	-40°C to 85°C			150	mΩ
			$V_{IN} = 5 V$	-40°C to 105°C			175	mΩ
				-40°C to 125°C			200	mΩ
				25°C		90	150	mΩ
D	ON-State Resistance (1)	1 - 200 mA	V - 26 V	-40°C to 85°C			200	mΩ
R _{ON}			V _{IN} = 3.6 V	-40°C to 105°C			225	mΩ
				-40°C to 125°C			250	mΩ
			V _{IN} = 1.8 V	25°C		130	300	mΩ
				-40°C to 85°C			400	mΩ
				-40°C to 105°C			450	mΩ
				-40°C to 125°C			500	mΩ
Output Sho	ort Protection (ISC)			·				
	Short Circuit Current Limit	V _{OUT} ≤ V _{IN} - 1.5 '	V	-40°C to 125°C		3		Α
I _{SC}	Short Circuit Current Limit	$V_{OUT} \le V_{SC}$		-40°C to 125°C		150		mA
V_{SC}	Output Short Detection Threshold	V _{IN} - V _{OUT}		-40°C to 125°C	0.3	0.36	0.46	V
t _{SC}	Output Short Reponse Time	$V_{IN} = 1.6V$ to 5.5 applied	V, $10m\Omega$ short	-40°C to 125°C		2		μs
_	The arrest Charteless are			Rising		180		°C
T _{SD}	Thermal Shutdown					145		°C
Enable Pin	(ON)							
I _{ON}	ON Pin Leakage	V _{ON} ≥ V _{IH}		-40°C to 125°C	-100		100	nA
R _{PD, ON}	Smart Pull Down Resistance	V _{ON} ≤ V _{IL}		-40°C to 125°C		500		kΩ
Quick-outp	out Discharge (QOD)							
R _{PD, QOD}	QOD Pin Internal Discharge Resistance	V _{ON} ≤ V _{IL}		-40°C to 125°C		27		Ω

⁽¹⁾ RON Values for TPS22928 will be approximately 30 $\mbox{m}\Omega$ higher

6.6 Switching Characteristics

Unless otherwise noted, the typical characteristics in the following table applies over the entire recommended power supplyvoltage range of 1.6 V to 5.5 V at 25°C with a load of CL = 0.1 μ F, RL = 100 Ω

F	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		VIN = 5.0 V		2400		μs
t _{ON}	Turn ON Time	VIN = 3.6 V		2100		μs
		VIN = 1.8 V		1800		μs
t _R		VIN = 5.0 V		1250		μs
	Output Rise Time	VIN = 3.6 V		1100		μs
		VIN = 1.8 V		800		μs
SR _{ON}		VIN = 5.0 V		2.8		mV/μs
	Turn ON Slew Rate	VIN = 3.6 V		2.3		mV/μs
	rato	VIN = 1.8 V		1.6		mV/μs



Switching Characteristics (continued)


Unless otherwise noted, the typical characteristics in the following table applies over the entire recommended power supplyvoltage range of 1.6 V to 5.5 V at 25°C with a load of CL = 0.1 μ F, RL = 100 Ω

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT	
t _{OFF}	Turn OFF Time	VIN = 1.8 V to 5.0V	$R_L = 100\Omega, C_L = 0.1 uF$		10		μs	
		$R_L = 100\Omega$	$C_L = 0.1 uF, R_{QOD} = Short$		22		μs	
t _{FALL}	Output Fall Time	Output Fall Time $R_L = Open^{(2)}$		$C_L = 10 uF, R_{QOD} = Short$		0.8		ms
			R _L = Open ⁽²⁾	$C_L = 10 uF, R_{QOD} = 100 \Omega$		5.9		ms
			$C_L = 100 uF, R_{QOD} = Short$		15		ms	

- 1) Output may not discharge completely if QOD is not connected to VOUT
- (2) See the Timing Application section for information on how R_L and C_L affect Fall Time.

7 Parameter Measurement Information

7.1 Test Circuit and Timing Waveforms Diagrams



- (1) Rise and fall times of the control signal are 100 ns
- (2) Turn-off times and fall times are dependent on the time constant at the load. For the TPS22919 devices, the internal pull-down resistance QOD is enabled when the switch is disabled. The time constant is (R_{QOD} + QOD || R_L) × C_L.

Figure 1. Test Circuit




Figure 2. Timing Waveforms



8 Detailed Description


8.1 Overview

The TPS22919 device is a 5.5-V, 1.5-A load switch in a 6-pin SOT-23 package. To reduce voltage drop for low voltage and high current rails, the device implements a low resistance N-channel MOSFET which reduces the drop out voltage across the device.

The TPS22919 device has a slow slew rate which helps reduce or eliminate power supply droop because of large inrush currents. Furthermore, the device features a QOD pin, which allows the configuration of the discharge rate of VOUT once the switch is disabled. During shutdown, the device has very low leakage currents, thereby reducing unnecessary leakages for downstream modules during standby. Integrated control logic, driver, charge pump, and output discharge FET eliminates the need for any external components which reduces solution size and bill of materials (BOM) count.

The TPS22919 load switch is also self-protected, meaning that it will protect itself from short circuit events on the output of the device. It also has thermal shutdown to prevent any damage from overheating.

8.2 Functional Block Diagram



Submit Documentation Feedback



8.3 Feature Description

8.3.1 On and Off Control

The ON pin controls the state of the switch. The ON pin is compatible with standard GPIO logic threshold so it can be used in a wide variety of applications. When power is first applied to VIN, a Smart Pull Down is used to keep the ON pin from floating until system sequencing is complete. Once the ON pin is deliberately driven high ($\geq V_{IH}$), the Smart Pull Down is disconnected to prevent unnecessary power loss. Table 1 shown then the ON Pin Smart Pull Down is active.

Table 1. Smart-ON Pull Down

VON	Pull Down
≤ V _{IL}	Connected
≥ V _{IH}	Disconnected

8.3.2 Output Short Circuit Protection (I_{SC})

The device will limit current to the output in case of output shorts. When a short occurs, the large VIN to VOUT voltage drop causes the switch to limit the output current (I_{SC}) within (t_{SC}). When the output is below the hard short threshold (V_{SC}), a lower limit is used to minimize the power dissipation while the fault is present. The device will continue to limit the current until it reaches its thermal shutdown temperature. At this time, the device will turn off until its temperature has lowered by the thermal hysteresis (35°C typical) before turning on again.




Figure 3. Output Short Circuit Current Limit




Figure 4. Output Short Circuit Response

8.3.3 Fall Time (t_{FALL}) and Quick Output Discharge (QOD)

The TPS22919 device includes a QOD pin that can be configured in one of three ways:

- QOD pin shorted to VOUT pin. Using this method, the discharge rate after the switch becomes disabled is controlled with the value of the internal resistance QOD.
- QOD pin connected to VOUT pin using an external resistor R_{QOD}. After the switch becomes disabled, the
 discharge rate is controlled by the value of the total discharge resistance. To adjust the total discharge
 resistance, Equation 1 can be used:

 $R_{DIS} = QOD + R_{QOD}$

Where:

R_{DIS} = Total output discharge resistance (Ω)

(1)

(2)



- QOD = Internal pulldown resistance (Ω)
- R_{OOD} = External resistance placed between the VOUT and QOD pins (Ω)
- QOD pin is unused and left floating. Using this method, there will be no quick output discharge functionality, and the output will remain floating after the switch is disabled.

The fall times of the device depend on many factors including the total discharge resistance (R_{DIS}) and the output capacitance (C_L). To calculate the approximate fall time of V_{OUT} use Equation 2.

$$t_{\text{FALL}} = 2.2 \times (\mathsf{R}_{\text{DIS}} \mid\mid \mathsf{R}_{\mathsf{L}}) \times \mathsf{C}_{\mathsf{L}}$$

Where:

- t_{FALL} = Output Fall Time from 90% to 10% (μs)
- $R_{DIS} = Total QOD + R_{QOD} Resistance (\Omega)$
- R_L = Output Load Resistance (Ω)
- C_L = Output Load Capacitance (μF)

8.3.3.1 QOD When System Power is Removed

The adjustable QOD can be used to control the power down sequencing of a system even when the system power supply is removed. When the power is removed, the input capacitor discharges at V_{IN} . Past a certain V_{IN} level, the strength of the R_{PD} will be reduced. If there is still remaining charge on the output capacitor, this will result in longer fall times. For further information regarding this condition, see the *Setting Fall Time for Shutdown Power Sequencing* section.

8.4 Device Functional Modes

Table 2 describes the connection of the VOUT pin depending on the state of the ON pin as well as the various QOD pin configurations.

Table 2. VOUT Connection

ON	QOD CONFIGURATION	TPS22919 VOUT
L	QOD pin connected to VOUT with R _{QOD}	GND (via QOD + R _{QOD})
L	QOD pin tied to VOUT directly	GND (via QOD)
L	QOD pin left open	Floating
Н	N/A	VIN



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

This section highlights some of the design considerations when implementing this device in various applications.

9.2 Typical Application

This typical application demonstrates how the TPS22919 devices can be used to power downstream modules.




Figure 5. Typical Application Schematic

9.2.1 Design Requirements

For this design example, use the values listed in Table 3 as the design parameters:

Table 3. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input Voltage (V _{IN})	3.6 V
Load Current / Resistance (R _L)	1 kΩ
Load Capacitance (C _L)	47 μF
Minimum Fall Time (t _F)	40 ms
Maximum Inrush Current (I _{RUSH})	150 mA



9.2.2 Detailed Design Procedure

9.2.2.1 Limiting Inrush Current

Use Equation 3 to find the maximum slew rate value to limit inrush current for a given capacitance:

(Slew Rate) =
$$I_{RUSH} \div C_{L}$$

where

- I_{INRUSH} = maximum acceptable inrush current (mA)
- C_I = capacitance on VOUT (μF)
- Slew Rate = Output Slew Rate during turn on (mV/μs)

(3)

Based on Equation 3, the required slew rate to limit the inrush current to 150 mA is 3.2 mV/ μ s. The TPS22919 has a slew rate of 2.3 mV/ μ s, so the inrush current will be below 150 mA.

9.2.2.2 Setting Fall Time for Shutdown Power Sequencing

Microcontrollers and processors often have a specific shutdown sequence in which power must be removed. Using the adjustable Quick Output Discharge function of the TPS22919 device, adding a load switch to each power rail can be used to manage the power down sequencing. To determine the QOD values for each load switch, first confirm the power down order of the device you wish to power sequence. Be sure to check if there are voltage or timing margins that must be maintained during power down.

Once the required fall time is determined, the maximum external discharge resistance (R_{DIS}) value can be found using Equation 2:

$$t_{FALL} = 2.2 \times (R_{DIS} \parallel R_L) \times C_L \tag{4}$$

$$R_{DIS} = 630 \Omega \tag{5}$$


Equation 1 can then be used to calculate the R_{QOD} resistance needed to achieve a particular discharge value:

$$R_{DIS} = QOD + R_{QOD}$$
 (6)

 $R_{QOD} = 600 \Omega$

To ensure a fall time greater than, choose an R_{OOD} value greater than 600 Ω .

9.2.2.3 Application Curves





10 Power Supply Recommendations

The device is designed to operate with a VIN range of 1.6 V to 5.5 V. The VIN power supply must be well regulated and placed as close to the device terminal as possible. The power supply must be able to withstand all transient load current steps. In most situations, using an input capacitance (C_{IN}) of 1 μF is sufficient to prevent the supply voltage from dipping when the switch is turned on. In cases where the power supply is slow to respond to a large transient current or large load current step, additional bulk capacitance may be required on the input.



11 Layout

11.1 Layout Guidelines

For best performance, all traces must be as short as possible. To be most effective, the input and output capacitors must be placed close to the device to minimize the effects that parasitic trace inductances may have on normal operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects.

11.2 Layout Example




Figure 7. Recommended Board Layout

11.3 Thermal Considerations

The maximum IC junction temperature should be restricted to 125° C under normal operating conditions. To calculate the maximum allowable dissipation, $P_{D(max)}$ for a given output current and ambient temperature, use Equation 8:

$$P_{D(MAX)} = \frac{T_{J(MAX)} - T_{A}}{\theta_{JA}}$$

where

- P_{D(MAX)} = maximum allowable power dissipation
- T_{J(MAX)} = maximum allowable junction temperature (125°C for the TPS22919 devices)
- T_A = ambient temperature of the device
- θ_{JA} = junction to air thermal impedance. Refer to the Thermal Parameters table. This parameter is highly dependent upon board layout.

(8)



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

20-Oct-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
PTPS22919DCKR	ACTIVE	SC70	DCK	6	3000	TBD	Call TI	Call TI	-40 to 105		Samples
TPS22919DCKR	PREVIEW	SC70	DCK	6	3000	TBD	Call TI	Call TI	-40 to 105		

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.


- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AB.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated